

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

add the  
number

501.43170X00  
filed 10/2/03

SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE



BACKGROUND OF THE INVENTION

The present invention relates to a semiconductor integrated circuit device; and, more specifically, to <sup>the invention relates</sup> ~~the~~ <sup>a technique</sup> ~~technology~~ <sup>is applicable</sup> which can effectively be applied to a voltage step-down power supply circuit, for example, of <sup>the type used in a</sup> ~~one~~-chip microcomputer.

<sup>The</sup> ~~the~~ Following documents have been reported as <sup>disclosure examples</sup> ~~the~~ <sup>an</sup> ~~prior arts~~ of a semiconductor integrated circuit device including an internal voltage step-down power supply circuit. The Japanese Published Unexamined Patent Application No. 117650/2001 (hereinafter referred to as the <sup>document</sup> ~~prior art 1~~) <sup>indicates</sup> ~~describes~~ that power consumption in the standby operation can be lowered by using <sup>an</sup> ~~an~~ internal voltage step-down circuit ~~for active condition~~ <sup>an</sup> for ~~the~~ <sup>exhibits a</sup> active operation, which ~~shows~~ large current consumption, but assures <sup>an</sup> excellent response characteristic, and <sup>a second</sup> ~~an~~ internal voltage step-down circuit ~~for standby condition~~ <sup>a</sup> for ~~the~~ standby operation, which <sup>has an</sup> ~~is~~ inferior ~~in the~~ response characteristic, but <sup>exhibits a</sup> ~~shows~~ small current consumption through the switching operation. The document, "A tunable CMOS-DRAM Voltage Limiter with Stabilized Feedback Amplifier", IEEE J.SOLID-STATE CIRCUITS, Vol. 25, No. 5, OCT.1990 (hereinafter referred to as ~~the~~ document 2) describes voltage trimming through ~~the~~ switching of the

serial/parallel conditions<sup>a</sup> of MOSFET.

[~~Patent~~ Document 1]

Japanese Published Unexamined Patent Application No.  
117650/2001

[~~Non Patent~~ Document<sup>2</sup> 1~~2~~]

"A tunable CMOS-DRAM Voltage Limiter with  
Stabilized Feedback Amplifier", JEEE J. SOLID-STATE  
CIRCUIT, Vol. 25, No. 5, OCT. 1990

#### SUMMARY OF THE INVENTION

The inventors of the present invention have  
~~discussed~~<sup>considered</sup> reduction of ~~the~~<sup>the</sup> standby current in a  
semiconductor integrated circuit device ~~that is~~<sup>that is</sup> mounted in a  
CPU (microprocessor) up to about 1  $\mu$ A. As a result,  
the inventors have found that a high resistance must  
be used in order to realize low power consumption, as  
described above, in the voltage step-down power supply  
circuit for standby use ~~like the prior art 1~~<sup>such as discussed in document 1, they</sup>; and also  
have encountered ~~a~~<sup>the</sup> problem that, when such ~~a~~<sup>a</sup> high  
resistance is formed on a semiconductor substrate, ~~a~~<sup>the</sup>  
resistance element ~~that is employed~~<sup>that is employed</sup> requires a huge installation area.  
Therefore, it has been attempted to form a voltage  
step-down power supply circuit using the circuit  
including the MOSFET described in the ~~prior art 2~~ <sup>aforementioned document</sup>, but  
it is also ~~proved~~<sup>apparent</sup> that this circuit structure has a  
problem ~~in~~<sup>in</sup> that ~~the~~<sup>the</sup> temperature characteristic is left  
unsolved when ~~voltage~~<sup>the</sup> is adjusted ~~with the~~<sup>by</sup> trimming or

the like, and, thereby, the accuracy is lowered.

Moreover, in <sup>a</sup>~~the~~ semiconductor integrated circuit device, such as the conventional DRAM, in which a standby current as high as 100  $\mu$ A or more flows, it is assumed that a particular problem does not occur. However, in <sup>a</sup>~~the~~ device having various circuit functions, such as a system LSI, where the CPU and its peripheral circuits are mounted to only one semiconductor integrated circuit device, it has been <sup>established</sup>~~proved~~ that, when the structure where the reference power supply circuit for <sup>an</sup> active condition is stopped <sup>in order</sup> to reduce the current in the standby operation ~~is formed~~, the reference power supply circuit for <sup>the</sup> active condition must be re-started when <sup>switching from</sup> the standby condition <sup>so that</sup> ~~is switched~~ to the active condition, a longer time is required until the internal voltage reaches ~~the~~ <sup>a</sup> predetermined stable voltage condition, an error is generated in the operation when the internal circuit, such as the CPU, is operated simultaneously with the switching to the active condition, or particular attention must be paid to operation of the voltage step-down power supply circuit in order to realize automatic trimming of the voltage step-down by the CPU.

It is an object of the present invention to provide a semiconductor integrated circuit device including a voltage step-down power supply circuit which <sup>exhibits</sup> ~~has~~ a ~~realized~~ high performance and low power consumption even when the installation area is reduced. <sup>A</sup> Another object

of the present invention <sup>is</sup> to provide a semiconductor integrated circuit device <sup>in</sup> which ~~has realized~~ automatic voltage adjustment of two voltage step-down power supply circuits for <sup>the</sup> active condition and <sup>the</sup> standby condition <sup>respectively is accomplished</sup>.

P The aforementioned and the other objects and novel features of the present invention will become <sup>more</sup> apparent from the description <sup>provided in</sup> of the present specification and <sup>from</sup> the accompanying drawings ~~thereof~~.

~~The~~ <sup>aspects</sup> typical ~~inventions~~ of the invention disclosed in the present specification <sup>will be</sup> ~~are~~ briefly summarized as follows.

P A first reference voltage is formed by amplifying a fixed voltage <sup>that has been</sup> generated <sup>by</sup> ~~with~~ a fixed voltage generating circuit <sup>using</sup> ~~with~~ an amplifying circuit <sup>with a</sup> ~~of which~~ voltage gain <sup>that</sup> is adjusted <sup>using</sup> ~~with~~ a resistance circuit and a switch controlled <sup>by</sup> ~~with~~ a first trimming switch setting signal. A first output buffer, which is activated <sup>by</sup> ~~with~~ a first control signal, outputs an internal step-down voltage when the internal circuit is in the active condition. A second reference voltage is formed by adjusting the combination of the threshold value voltages of ~~the~~ MOSFETs with a plurality of MOSFETs and a switch controlled with a second trimming switch setting signal, and an internal voltage step-down in the standby condition of an internal circuit is outputted from a second output buffer, which is activated <sup>by</sup> ~~with~~ a second control signal.

## BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram showing an embodiment of a microcomputer LSI to which the present invention is applied.

Fig. 2 is a block diagram showing an embodiment of ~~a~~ <sup>the</sup> power supply circuit VG of Fig. 1.

Fig. 3 is a block diagram showing another embodiment of the power supply circuit VG of Fig. 1.

Fig. 4 is a waveform diagram <sup>which illustrates</sup> ~~for describing~~ an example of ~~the~~ <sup>the</sup> operations of the power supply circuit in relation to the present invention.

Fig. 5 is a waveform diagram <sup>which illustrates</sup> ~~for describing~~ an example of ~~the~~ <sup>the</sup> operations of ~~a~~ <sup>the</sup> READYREG signal generating circuit of Fig. 3.

Fig. 6 is a block diagram showing another embodiment of the power supply circuit VG of Fig. 1.

Fig. 7 is a <sup>schematic</sup> ~~practical~~ circuit diagram showing an embodiment of ~~a~~ <sup>the</sup> reference voltage 2 generating circuit of Fig. 2.

Fig. 8 is a <sup>schematic</sup> ~~practical~~ <sup>diagram</sup> circuit showing another embodiment of the reference voltage 2 generating circuit of Fig. 2.

Fig. 9 is a temperature characteristic diagram ~~for~~ <sup>illustrating the</sup> ~~describing~~ operations of the reference voltage 2 generating circuit of Fig. 8.

Fig. 10 is a circuit diagram showing another embodiment of a voltage step-down power supply circuit

<sup>an</sup>  
for <sup>an</sup> active condition in relation to the present invention.

Fig. 11 is a circuit diagram showing another embodiment of the READYREG signal generating circuit provided in the voltage step-down power supply circuit for <sup>an</sup> active condition in relation to the present invention.

Fig. 12 is a block diagram showing another embodiment of the power supply circuit VG of Fig. 1.

Fig. 13 is a circuit diagram showing another embodiment of the READYREG signal generating circuit provided in the voltage step-down power supply circuit for <sup>an</sup> active condition in relation to the present invention.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Fig. 1 is a block diagram of an embodiment of a microcomputer LSI to which the present invention is applied. Each circuit block of this figure is formed on <sup>a</sup> single substrate, such as a single crystal silicon substrate, <sup>using</sup> ~~with~~ the well known CMOS (complementary MOS) semiconductor integrated circuit manufacturing technology.

The microcomputer LSI described above is intended, <sup>the invention is</sup> ~~so~~ although <sup>so</sup> not particularly <sup>carry out</sup> restricted, to application into mobile devices which ~~have realized~~ high performance arithmetic processes and integrated peripheral units <sup>of this type</sup>.

required for system configuration by introducing a RISC (Reduced instruction set computer) type central processing unit CPU. The CPU has a RISC type instruction set, and the basic instruction operates on <sup>a</sup> ~~the~~ one instruction and one state (one system clock cycle) basis through <sup>a</sup> ~~the~~ pipeline process. Following peripheral circuits are also mounted around the CPU and data signal processor DSP, for example, to form a mobile telephone.

An internal bus is composed of <sup>an</sup> I bus, Y bus, X bus, L bus and peripheral bus, and a memory XYMEM and a memory controller XYCNT for image process are also provided as ~~the~~ built-in peripheral modules to form a user system with the minimum number of components. ~~The~~ memory XYMEM and controller XYCNT are connected to the I bus, X, Y buses and L bus, and the data output operation is executed for <sup>a</sup> data input/output and <sup>a</sup> display operation for <sup>an</sup> image process.

The I bus described above is provided with a cache memory CACHE, a cache memory controller CCN, a memory management controller MMU, a translation look-aside buffer TLB, an interruption controller INTC, a clock oscillator/watch-dog timer CPG/WDT, a video I/O module VIO and an external bus interface. These <sup>elements</sup> are connected to an external memory LSI or the like (not illustrated) via this external bus interface.

The L bus is connected to the cache memory CACHE, all



cache memory controller <sup>CM</sup>CCN, <sup>MM</sup>memory management controller MMU <sup>and</sup> ~~and~~ translation look-aside buffer TLB ~~described above~~, a central processing unit CPU, a data signal processor DSP, a user break controller UBC and an advanced user debugger AUD.

The peripheral bus described above is connected to a timer unit TMU of 16 bits, a compare match timer CMT, a serial I/O (with FIFO) SIOF0, a serial communication interface SCIF1 with built-in FIFO, a I<sup>2</sup>C controller I<sup>2</sup>C, a multi-function interface MFI, a NAND/AND flash interface FLCTL, a user debug interface H-UDI, an ASE memory ASERAM, a pin function controller PFC, a RCLK operation watch dog timer RWDT. The peripheral bus and I bus ~~described above~~ are also connected with a bus state controller BSC and a direct memory access controller DMAC.

The power supply circuit VG receives a comparatively higher external voltage <sup>which is</sup> as high as 3.0V, for example, supplied from an external terminal, forms a step-down voltage as low as 1.4V to 1.6V when the internal circuit of the CPU or the like is in the active condition, and also forms a step-down voltage as low as 1.3 to 1.7V when the internal circuit of the CPU or the like is in the standby condition. Such step-down voltages are supplied as ~~the~~ operation voltages to each interval circuit, as described above. However, the external bus interface includes an input circuit, an

output circuit and a level converting circuit for sending and receiving <sup>a</sup> signal level corresponding to the external voltage of about 3V, and the ~~the~~ input circuit, output circuit and level converting circuit are <sup>supplied</sup> ~~fed~~ with an external voltage in place of the step-down voltages described above.

Fig. 2 illustrates a block diagram of an embodiment of the power supply circuit VG. The power supply circuit VG is formed of a voltage step-down power supply circuit for <sup>an</sup> active condition and a voltage step-down power supply circuit for <sup>a</sup> standby condition. The voltage step-down power supply circuits for active and standby conditions receive an external power supply voltage  $V_{ext}$ , <sup>which is</sup> supplied to <sup>the</sup> a semiconductor integrated circuit device LSI, <sup>they</sup> and form an internal voltage  $V_{int}$ , <sup>which is</sup> supplied to the CPU and an internal circuit including a non-volatile storage element.

The voltage step-down power supply circuit for <sup>an</sup> active condition amplifies the current to form the internal voltage  $V_{int}$ , <sup>using</sup> ~~with~~ a band-gap type fixed voltage generating circuit, a reference voltage 1 generating circuit to form the reference voltage  $V_{REF1}$  by switching <sup>a</sup> ~~of the~~ trimming switch for a voltage dividing ratio of resistance with a trimming switch 1 setting signal, and an output buffer B1 <sup>consists</sup> of a voltage follower type amplifying circuit, <sup>the</sup> to receive ~~such~~ reference voltage  $V_{REF1}$ . Namely, the band-gap type fixed voltage

generating circuit generates a temperature-compensated fixed voltage BGR1. The reference voltage 1 generating circuit amplifies the fixed voltage BGR1 up to the reference voltage VREF1 in the range, for example, of 1.4V to 1.6V<sup>as</sup> required for the active condition by adjusting ~~the~~<sup>the</sup> voltage gain of the amplifying circuit A1 through the switching of the switch 1 for the voltage dividing ratio of resistance ~~with~~<sup>in response to</sup> the trimming switch 1 setting signal. Each circuit forming the voltage step-down power supply circuit for<sup>the</sup> active condition is selectively activated ~~with~~<sup>by</sup> a control signal (enable 1) generated from the CPU.

The voltage step-down power supply circuit for<sup>the</sup> standby condition forms the internal voltage Vint, for setting the predetermined step-down voltage while the power consumption is reduced, by amplifying the current ~~with~~<sup>using</sup> the reference voltage 2 generating circuit to form the reference voltage VREF2 by switching of the trimming switch for the connection of<sup>a</sup> MOSFET in the threshold voltage difference type reference voltage generating circuit of the MOSFET ~~with~~<sup>in response to</sup> the trimming switch 2 setting signal ~~and~~<sup>the</sup> output buffer B2, <sup>is connected</sup> consisting of the voltage follower type amplifying circuit<sup>to</sup> to receive such reference voltage VREF2. This reference voltage 2 generating circuit generates the reference voltage VREF2, for example, such as 1.3V to 1.7V, which is required in the standby condition, by switching of the

switch 2 for the connection of the MOSFET <sup>in response to</sup> ~~with~~ the trimming switch 2 setting signal. The reference voltage 2 generating circuit and output buffer B2 forming the voltage step-down power supply circuit for active condition is selectively activated <sup>by</sup> ~~with~~ the control signals enVREF2 and enOUT2.

When the internal circuit (Vint operating circuit) of the semiconductor integrated circuit device LSI is in the active condition, each circuit of the voltage step-down power supply circuit for <sup>the</sup> active condition is activated <sup>by</sup> ~~with~~ the control signal (enable 1). In this case, the output buffer 2 of the voltage step-down supply circuit for <sup>the</sup> standby condition is non-activated <sup>due to</sup> ~~with~~ the <sup>state of</sup> control signal enOUT2. Accordingly, the internal circuit (Vint operating circuit) is operated <sup>using</sup> ~~with~~ the internal voltage Vint formed <sup>by</sup> ~~with~~ the voltage step-down power supply circuit for <sup>the</sup> active condition. The reference voltage 2 generating circuit of the voltage step-down power supply circuit for <sup>the</sup> standby condition <sup>also</sup> may be <sup>placed in a</sup> non-activated <sup>state</sup> like the output buffer B2 <sup>by</sup> ~~with~~ the control signal enVREF2, but the reference voltage 2 generating circuit may be <sup>maintained in</sup> ~~fixed to~~ the active condition because the current flowing through the reference voltage 2 generating circuit itself is <sup>sufficiently</sup> ~~as~~ small <sup>that it</sup> ~~as~~ can be neglected in comparison with the current consumed in the <sup>overall</sup> ~~entire~~ circuits of the semiconductor integrated circuit device in the active condition. Moreover, when

such current is ~~fixed to~~ <sup>maintained in</sup> the active condition, it will result <sup>advantage</sup> in the ~~merit~~ that the switching time to the standby condition from the active condition can be reduced. Therefore, the control signal enVREF2 is fixed to the active level or it may be eliminated.

When the internal circuit (Vint operating circuit) of the semiconductor integrated circuit device is switched to the standby condition, each circuit of the voltage step-down power supply circuit for <sup>the</sup> active condition is <sup>placed in a</sup> non-activated <sup>state due to</sup> ~~with~~ the control signal (enable 1). Namely, a DC current is stopped <sup>from flowing</sup> ~~to flow~~ into the fixed voltage generating circuit forming the voltage step-down power supply circuit for <sup>the</sup> active condition <sup>including</sup> ~~and~~ the amplifying circuit A1 and <sup>the</sup> trimming resistance of the reference voltage 1 generating circuit and the output buffer B1. The output buffer 2 is activated <sup>by</sup> ~~with~~ the control signal enOUT2, and the internal voltage Vint corresponding to the reference voltage VREF2 formed by the reference voltage 2 generating circuit of the voltage step-down power supply circuit for <sup>the</sup> standby condition is supplied to the internal circuit (Vint operating circuit). In the standby condition of the internal circuit, almost all operations of the internal circuits in the AC operation are stopped due to the <sup>stopping</sup> ~~stop~~ of <sup>the</sup> supply of the clock, and <sup>a</sup> ~~the~~ holding current of DC <sup>level</sup> ~~mainly~~ flows.

Since operations of the internal circuit are

stopped, the current consumed in this period becomes a ~~leak~~<sup>leakage</sup> current flowing into the MOSFET or the like, and the internal circuit holds the storing condition of the storage circuit, such as a register and a latch circuit, with the voltage step-down power supply circuit for ~~the~~<sup>the</sup> standby condition. Accordingly, the current consumed in the semiconductor integrated circuit device LSI in the standby condition becomes the current consumed in the voltage step-down power supply circuit for ~~the~~<sup>the</sup> standby condition and the ~~leak~~<sup>leakage</sup> current flowing into the internal circuit. Therefore, ~~the~~<sup>the</sup> current consumption in the standby condition can be reduced up to about 1  $\mu$ A by lowering the current consumed in the voltage step-down power supply circuit for ~~the~~<sup>the</sup> standby condition, which will be described later.

Fig. 3 is a block diagram of another embodiment of the power supply circuit VG of Fig. 1. In this embodiment, ~~the~~<sup>the</sup> operations of all circuits of the voltage step-down power supply circuit for ~~the~~<sup>the</sup> active condition, including the fixed voltage generating circuit, are stopped to reduce ~~the~~<sup>the</sup> power consumption in the standby condition. Therefore, a longer time is required until the operation of the voltage step-down power supply circuit for ~~the~~<sup>the</sup> active condition is stabilized when ~~the~~<sup>switching from</sup> the standby condition is ~~switched~~ to the active condition. When the internal circuit, such as the CPU or the like, operates before the operation of the voltage step-down

power supply circuit for <sup>the</sup> active condition is stabilized, the internal voltage  $V_{int}$  is remarkably reduced due to the shortage of current supplied from the voltage step-down power supply circuit for <sup>the</sup> active condition, and thereby erroneous operation may be generated.

In this embodiment, a voltage detecting circuit consisting of a comparator CMP and a logic circuit is provided in the voltage step-down power supply circuit for <sup>the</sup> active condition. The comparator CMP receives, at the reversed input (negative), <sup>the</sup> the fixed voltage BGR1 formed in the fixed voltage generating circuit, and <sup>it</sup> also receives, at the non-reversed input (positive), <sup>the</sup> the  $\frac{a}{1}$  predetermined divided voltage of the voltage dividing resistance. The divided voltage is selected at <sup>the</sup> the  $\frac{a}{1}$  potential which is higher than the fixed voltage BGR1 under the condition that the reference voltage 1 generating circuit is in ~~the~~ stabilized operation.

Accordingly, since <sup>the</sup> the fixed voltage BGR1 is higher than the divided voltage, in the initial condition that the voltage step-down power supply circuit for <sup>the</sup> active condition is activated <sup>by</sup> with the control signal (enable 1), the comparator CMP forms <sup>an</sup> the output signal of low level. When the reference voltage 1 generating circuit is almost stabilized in operation, the divided voltage becomes higher than the fixed voltage BGR1 and the comparator CMP forms <sup>an</sup> the output signal of high level. The logic circuit delays this output signal <sup>so as</sup> to generate

the control signal READYREG.

The control signal READYREG is used as the control signal of a gate circuit G1 of the clock control circuit provided in the internal circuit. With the control signal READYREG, the gate circuit G1 opens the gate and supplies the clock CLK to the CPU. Accordingly, the CPU is once set to the active condition with the control signal (enable 1) and operates by receiving the supply of the clock CPUCLK corresponding to the control signal READYREG formed by delaying the output signal of the comparator, which has changed to the high level. Thereby, <sup>the</sup> erroneous operation as described above can be prevented.

Fig. 4 is a waveform diagram <sup>showing</sup> ~~for describing~~ an example of <sup>the</sup> operations of the power supply circuit in relation to the present invention. In this figure, the signal waveforms <sup>reflect</sup> ~~under~~ the condition <sup>in which</sup> ~~that~~ the standby condition is switched to the active condition and this active condition is switched again to the standby condition ~~are illustrated~~. First, the control signal (enable 1) <sup>used</sup> ~~to~~ drive the voltage step-down power supply circuit for active condition rises. Thereby, each circuit of the voltage step-down power supply circuit <sup>the</sup> ~~for~~ active condition is activated, and the fixed voltage BGR1 and the reference voltage VREF1 rise sequentially in this order.

Initially, the internal voltage Vint is held <sup>Cy</sup> ~~with~~ the output buffer B1 <sup>the</sup> ~~for~~ standby condition. During the



period where the standby condition is switched to the active condition, the output buffer B1 for<sup>the</sup> active condition and the output buffer B2 for<sup>the</sup> standby condition are operating simultaneously. Since ~~the~~ buffers having<sup>a</sup> higher supply capability in the PMOS side are ~~used~~<sup>used</sup> for the two buffers, the output buffer B2 for<sup>the</sup> standby condition in the higher voltage holds the internal voltage Vint. Accordingly,<sup>a</sup> voltage drop due to collision of output voltages does not occur. As the reference voltage VREF1 rises, an output voltage from the output buffer B1 for<sup>the</sup> active condition rises, but since the internal voltage Vint is held to the higher level with the output buffer for<sup>the</sup> standby condition under the condition that a load current is rather light,<sup>a</sup> change of the internal voltage Vint cannot be seen initially.

The comparator CMP judges<sup>the</sup> rise of the reference voltage VREF1 by dividing the reference voltage VREF1 and then comparing, under the normal condition, the divided voltage chkVREF1, which is a littler higher than the fixed voltage BGR1, with the fixed voltage BGR1 and sets the control signal READYREG to the high level (logic 1) with the logic circuit. Thereby, the gate G1 of the clock control circuit opens, the supply of clock CPUCLK to the CPU can be started, the control signal enOUT supplied to the output buffer B2 of the voltage step-down power supply circuit for<sup>the</sup> standby condition is changed to the low level, and the output buffer B2 is set to

the non-active condition. Accordingly, the internal voltage VINT (=Vint) under the active condition is set to the voltage (VINT = VREF1) corresponding to the reference voltage VREF1.

Even in the active condition, as described above, the control signal enREF2 is set in the high level (always enable condition) and the reference voltage 2 generating circuit maintains the activated condition. Therefore, the reference voltage 2 generating circuit forms the reference voltage VREF2, but since the output buffer B2 is in the non-active condition (output high impedance condition), the internal voltage VINT corresponds to the reference voltage VREF1.

Switching to the standby condition from the active condition is instructed, <sup>the instruction is</sup> although <sup>by</sup> not particularly <sup>so as</sup> restricted, ~~with~~ the CPU, and the control signal (enable 1) rises in this timing. Accordingly, each circuit of the voltage step-down power supply circuit for <sup>the</sup> active condition is non-activated, and, thereby, the READYREG signal generating circuit, consisting of the comparator CMP and logic circuit, sets the control signal READYREG to the low level (logic 0). Thereby, the gate G1 of the clock control circuit closes <sup>so as</sup> to stop the clock CPUCLK for the CPU and set the CPU to the standby or sleeping condition. Moreover, it is <sup>even</sup> more preferable <sup>when</sup> ~~that~~ the control signal enOUT is set to <sup>the</sup> high level before the control signal (enable 1), and, thereby, the output buffer

B2 is activated. Accordingly, the internal voltage VINT (= Vint) under the standby condition is set to the voltage (VINT = VREF2) corresponding to the reference voltage VREF2.

Switching to the active condition from the standby condition is realized by raising the control signal (enable 1) by inputting an interruption signal to the CPU or by <sup>first</sup> setting ~~first~~ only a timer circuit in the CPU to the operating condition and then ~~raising~~, after passage of the constant period, <sup>raising</sup> the control signal (enable 1). Moreover, it is also possible to raise the control signal (enable 1) with an external signal.

Fig. 5 is a waveform diagram <sup>showing</sup> ~~for describing~~ an example of operations of the READYREG signal generating circuit of Fig. 3. The voltage chkVREF1 is a divided voltage of the reference voltage VREF1, and <sup>it</sup> is selected, in the normal condition, <sup>according</sup> to the voltage which is higher than the fixed voltage BGR1. Accordingly, immediately after the control signal (enable 1) described above has changed to the high level, <sup>voltage</sup> the BGR1 is higher than the <sup>the</sup> chkVREF1 ( $BGR1 > chkVREF1$ ). But, when <sup>the</sup> operation is almost stabilized due to the amplifying operation in the reference voltage 1 generating circuit, <sup>the</sup> above-~~referenced~~ relationship is inverted ( $BGR1 < chkVREF1$ ). The comparator detects this condition and then changes the output signal to the high level from the low level. This output signal is delayed <sup>by</sup> ~~with~~ the logic and the control

signal ERADYREG is then ~~changed~~ to the high level from the low level.

Fig. 6 is a block diagram of another embodiment of the power supply circuit VG of Fig. 1. In this embodiment, the semiconductor integrated circuit device itself includes the voltage step-down power supply circuit for <sup>the</sup> standby condition, <sup>which</sup> performs ~~the~~ automatic trimming adjustment. In this embodiment, as the operation condition of the semiconductor integrated circuit device, the mode of "trimming of reference voltage for active/standby condition" is also provided in addition to the switching of the active/standby condition. Accordingly, the output buffer B4 for monitoring the reference voltage VREF2 <sup>as well as a</sup> ~~and~~ voltage selector SEL and comparator CMP, are added.

<sup>the invention is</sup> Although <sup>so</sup> not particularly restricted, a voltage to be set is impressed from an external terminal to the ~~reversed~~ <sup>reversed</sup> input (negative) of the comparator CMP, while the reference internal voltage Vint ~~having passed~~ <sup>from</sup> the selector SEL, or a monitor voltage MON1 of the output buffer B4, is impressed to the non-reversed input (positive) <sup>there</sup>. The output buffer B4 is selectively activated <sup>by</sup> ~~with~~ the control signal enMON1, which is provided ~~in separation~~ <sup>independently</sup> from the output buffer B2.

For example, in order to set the internal voltage Vint to 1.4 to 1.6V in the active condition and to 1.3 to 1.7V in the standby condition, the center voltage

of these voltages 1.5V is~~is~~ supplied to the external terminal. In the trimming mode of the reference voltage ~~for~~<sup>the</sup> active condition, the CPU raises the control signal (enable 1) to set the semiconductor integrated circuit device to the active condition, selects the internal voltage Vint corresponding to the reference voltage VREF1 ~~with~~<sup>using</sup> the selector SEL, and supplies this internal voltage Vint to the comparator CMP as the input signal CMPin. The comparator CMP compares this input signal with the reference voltage, such as 1.5V, and transfers the comparison result CMPout to the internal circuit, such as the CPU or the like.

For example, as the trimming sequence, a voltage ~~dividing~~<sup>dividing</sup> ratio of the reference voltage 1 generating circuit is set to the minimum value and the switch 1 is then changed over to sequentially increase the voltage gain. When the reference voltage VREF1 is sequentially increased with the switching of the switch 1 and the comparison result CMPout of the comparator CMP has changed to the high level from the low level, ~~or~~<sup>the</sup> when just preceding ~~the~~ trimming switch 1 setting signal, namely the internal voltage Vint becomes nearest to 1.5V, the trimming switch 1 setting signal is detected and it is then stored in the non-volatile storage element. Thereafter, the trimming switch 1 setting signal stored in the non-volatile storage element is stored in a resistor or the like in order to form the control signal

of the switch 1.

In the trimming mode of the reference voltage for standby condition, the control signal (enable 1) is kept raised ~~with~~<sup>by</sup> the CPU, unlike the standby condition described above, to continuously set the semiconductor integrated circuit device in the active condition. Accordingly, the output buffer B4 is activated ~~with~~<sup>by</sup> the control signal enMON1. Namely, in the standby condition, as described above, ~~operation~~<sup>the</sup> of the internal circuit is stopped and the operations in the trimming mode for the active condition can no longer be executed.

In this embodiment, since the control signal (enable 1) is kept raised to set the semiconductor integrated circuit device in the active condition, the internal voltage MON1 corresponding to the reference voltage VREF2 is selected ~~with~~<sup>by</sup> the selector SEL and it may be supplied as the input signal CMPin of the comparator CMP. This comparator CMP compares the reference voltage CMPbase, such as 1.5V, and transfers the comparison result CMPout to the internal circuit such as the CMP or the like.

As the trimming sequence in the standby condition, like that in the active condition, an output voltage of the reference voltage 2 generating circuit is set to the minimum value, the reference voltage VREF2 is sequentially raised through the switching of the switch 2, when the comparison result CMPout of the comparator

CMP is changed to the high level from the low level or when the just preceding trimming switch 2 setting signal, namely the internal voltage MON1 becomes nearest to 1.5V, the combination of the trimming switch 2 setting signal is detected and it is then stored in the non-volatile storage element. Thereafter, the control signal of the switch 2 can be formed by previously storing the trimming switch 2 setting signal <sup>this</sup> stored in the non-volatile storage element to a register or the like.

In this structure, the time occupied <sup>by a</sup> ~~with~~ single tester can be reduced in order to reduce the cost required for testing by increasing the number of simultaneous measuring circuits per tester. Namely, a plurality of semiconductor integrated circuit devices <sup>are</sup> are connected in parallel to the tester and the reference voltage CMPbase is supplied thereto. Accordingly the trimming of a plurality of semiconductor integrated circuit devices can be performed simultaneously in parallel during the testing operation.

The comparator CMP for comparing the signal MON1 of the monitor terminal with the reference voltage (CMPbase) and the circuit for determining the new trimming data by judging the comparison result of the comparator CMP may be realized with an exclusive circuit which is formed of a random logic or the like in addition to the CPU. The trimming data can also be written into the non-volatile storage element with <sup>a</sup> ~~the~~ similar signal

route. This non-volatile element can use the circuit included in the power supply circuit VG or the non-volatile storage circuit mounted to the semiconductor integrated circuit device LSI.

Fig. 7 illustrates a ~~practical~~ circuit diagram of an embodiment of the reference voltage 2 generating circuit of Fig. 2. In this embodiment, the control signal enVREF2 in the embodiment of Fig. 2 or the like is eliminated. This embodiment forms the constant voltage  $2 \times V_{TH}$  corresponding to the threshold voltage  $V_{TH}$  by applying <sup>^</sup>the ~~the~~ constant current to the diode-connected ~~MOSFET~~ <sup>MOSFETs</sup> M1 and M2. This constant voltage  $2 \times V_{TH}$  is outputted from a source follower circuit consisting of the ~~MOSFET~~ <sup>MOSFETs</sup> M3, M4 and the constant current sources provided to the sources thereof, and the output voltage is then amplified with the amplifying circuit A2 to form the reference voltage VREF2.

A serial circuit of the ~~MOSFET~~ <sup>MOSFETs</sup> M1 and M2 is formed, as illustrated in the <sup>drawn</sup> ~~detail diagram~~, in the structure <sup>in which</sup> ~~that~~ a plurality of serial circuits consisting of a couple of diode-connected MOSFETs and a switch are provided in parallel. The switch described above is selectively turned ON with a trimming signal. Namely, <sup>plurality of serial circuits, including the</sup> ~~a serial circuit including~~ <sup>drawn</sup> the switch in the ON state, <sup>MOSFETs</sup> ~~The MOSFET~~ M1 and M2 are connected in parallel. <sup>that are</sup> ~~The MOSFET~~ M1 and M2 typically indicate the MOSFETs connected in parallel with the switch.



~~MOSFETs~~  
 The ~~MOSFET~~M1 and M2, forming the serial circuit described above are given <sup>a</sup> ~~the~~ threshold value which is larger than that of the ~~MOSFET~~M3 to M6 forming the source follower circuit or the like. Although <sup>the invention is</sup> not particularly <sup>so</sup> restricted, the ~~MOSFET~~M1, M2 <sup>MOSFETs</sup> ~~is~~ <sup>are</sup> caused to have the threshold voltage  $V_{TH1}$ , which is larger than the threshold voltage  $V_{TH2}$  of the MOSFETM3 or the like to which <sup>ions are</sup> ~~the ion is~~ not implanted because <sup>space</sup> ~~the ion is~~ <sup>ions are</sup> implanted to the channel area thereof in order to ~~make~~ <sup>provide a</sup> higher ~~the~~ impurity concentration. Accordingly, the voltage of node N1 in the ~~MOSFET~~M1 and M2 is set equal to the voltage  $2 \times V_{TH1}$ . Since this voltage  $2 \times V_{TH1}$  is outputted via the gate and source of the ~~MOSFET~~M3, M4, <sup>MOSFETs</sup> ~~the~~ the voltage of node N2 is set <sup>to be</sup> equal to  $2 \times V_{TH1} - 2 \times V_{TH2}$ .

As described above, the threshold voltage  $V_{TH}$  is used as the reference voltage of the difference voltages of the gate and source voltages  $V_{GS}$  of <sup>two</sup> different ~~two~~ kinds of MOSSs. In this embodiment, <sup>the</sup> ~~a~~ current value of the constant current source 11, which applies a current to the MOSFET to reduce <sup>the</sup> power consumption, is set, for example, to <sup>a</sup> ~~the~~ value as low as 100 nA. <sup>The</sup> ~~A~~ bias current of the amplifying circuit A1 is also set to 100 nA. The current flowing into the ~~MOSFET~~M5, M6 to set the gain of the amplifying circuit A1 is set to about 200 nA. Accordingly, <sup>the</sup> ~~a~~ current consumption of the reference voltage 2 generating circuit is controlled to about 500

nA.

MOSFETs  
The ~~MOSFET~~ M1 and M2 are set depending on the number of MOSFETs connected in parallel, as described above. Namely, when the total width of the MOSFETs connected in parallel is increased to N, the current of 100 nA formed by the constant current source 11 is distributed corresponding to the number of parallel connections, and the current flowing into one serial circuit is reduced to  $1/N$ . Therefore, since the current per unit width of the MOSFETs represented by M1 and M2 is reduced, the gate and source voltage  $V_{GS}$  ( $V_{TH1}$ ) is reduced to lower the voltage  $2 \times V_{TH1}$ . Accordingly, the voltage ( $2 \times V_{TH1} - 2 \times V_{TH2}$ ) of the node N2 is also lowered. Since this voltage is then amplified up to two times the voltage of the amplifying circuit A2 ( $M5 = M6$ ), the reference voltage  $V_{REF2}$  can be adjusted.

This trimming method is essentially based on <sup>an</sup> ~~the~~ adjustment of <sup>the</sup> current density. In the figure, the current is expressed as the equal current  $I_1$ , but this trimming is also possible by varying the current of the MOSFETs current source of the ~~MOSFET~~ M1, M2 and the current of the MOSFETs current source of the ~~MOSFET~~ M3, M4. In this circuit, the type of MOS (particularly, the gate width W, gate length  $L_g$  and allocation) is identical in the MOSFETs ~~MOSFET~~ M1, M3, M3; and, when the current is totally equal to  $I_1$ , <sup>any</sup> difference ~~of~~ <sup>in the</sup> devices can be canceled, resulting in the <sup>advantage</sup> ~~merit~~ that the reference voltage can be controlled only

with difference of implantation of the <sup>MOSFETs</sup>~~MOSFET~~M1, M2, M3.

When the width of <sup>the MOSFETs</sup>~~MOSFET~~M1, M2 is changed to N-times with the trimming, VREF2 can be expressed as  $2 \times 2 \times (V_{TH1} - V_{TH2} - S \times \log_{10}(N))$  in order to operate, for example, <sup>a</sup>~~a~~ MOS in the sub-threshold region. Here, S is the sub-threshold swing [V/10 times]. From this formula, it can be understood that <sup>the</sup>~~a~~ voltage can be adjusted with the trimming, and the influence of <sup>the</sup>~~a~~ temperature characteristic of sub-threshold swing S is intensified as the voltage is ~~more~~ deviated <sup>s further</sup>~~from~~ the condition, N=1.

Fig. 8 illustrates a ~~practical~~ circuit diagram of another embodiment of the reference voltage 2 generating circuit of Fig. 2. Even in this embodiment, the control signal enVREF2 in the embodiment of Fig. 2 is also eliminated. In this embodiment, temperature compensation can be realized, as well as ~~the~~ voltage trimming. In this embodiment, the forward voltage in the forward bias of the PN-junction diode D1 is transferred <sup>using</sup>~~with~~ a voltage follower circuit of ~~the~~ multiple stage connection. The voltage of each stage is selected <sup>by</sup>~~with~~ the selector SEL, <sup>which is</sup>~~to be~~ controlled <sup>by</sup>~~with~~ the trimming setting signal, and it is then transferred to the output buffer B2.

In this embodiment, the differential amplifying circuits A11 to A1N forming the voltage follower circuit are respectively formed to provide different widths such

as 1:M to the differential <sup>MOSFETs</sup>~~MOSFET~~ Q1 and Q2, as represented by the differential amplifying circuit A11. A current Miller type N-channel load MOSFET provided in the drain side of these differential <sup>MOSFETs</sup>~~MOSFET~~ Q1 and Q2 is set to 1:1 in size and <sup>is</sup>~~is~~ controlled to apply <sup>an</sup>~~the~~ equal current to the differential <sup>MOSFETs</sup>~~MOSFET~~ Q1 and Q2. Accordingly, a current density difference is generated in the differential <sup>MOSFETs</sup>~~MOSFET~~ Q1 and Q2, and, thereby, an offset voltage is generated in proportion ~~to~~ to the sub-threshold swing S.

Whenever the forward voltage in the forward bias of the diode D1 passes the single stage of the voltage follower circuits A11 to A1N of the multiple stage structure, an offset voltage is accumulated. Therefore, the reference voltage VREF2 of the desired voltage value and temperature characteristic can be extracted by obtaining an output of the desirable number of stages <sup>using</sup>~~with~~ the selector SEL. Even in this embodiment, for the purpose of low power consumption, a current value of the diode D1 and the constant current source I<sub>o</sub> provided to the differential amplifying circuits A11 to A1N is set as low as about 50 nA. Accordingly, even when the differential amplifying circuits are provided in many stages, power consumption can be lowered as in the case of Fig. 7.

In this embodiment, since <sup>a</sup>~~a~~ MOSFET is used to form the reference voltage VREF2 which allows the trimming,

the area to be occupied with the voltage step-down power supply circuit for <sup>the</sup> standby condition can be reduced. For instance, when the voltage step-down power supply circuit for <sup>the</sup> standby condition is formed with a resistance trimming circuit, like the voltage step-down power supply circuit for <sup>the</sup> active condition, a resistance value as high as 15 M $\Omega$  is required ~~for the purpose~~ <sup>so</sup> that only <sup>a</sup> ~~the~~ current as low as about 100 nA is applied by setting the reference voltage VREF2 to 1.5V to realize low power consumption. In <sup>order to</sup> ~~view of~~ realizing <sup>a</sup> ~~such~~ high resistance element with a polysilicon resistance element, <sup>an</sup> ~~the~~ occupation area as wide as that required to mount about 50 MOSFETs will be required.

Fig. 9 illustrates <sup>a</sup> ~~the~~ temperature characteristic diagram <sup>relating to</sup> ~~for describing~~ operations of the reference voltage 2 generating circuit of Fig. 8. Since the forward voltage of the PN junction diode D1 has <sup>a</sup> ~~the~~ negative temperature characteristic, as is well known, while the sub-threshold swing S has <sup>a</sup> ~~the~~ positive temperature characteristic, <sup>and</sup> ~~as the~~ a larger number of offset voltages are added as the number of taps increases, the temperature characteristic changes to the positive characteristic from the negative characteristic. In the temperature characteristic of Fig. 8, only one characteristic is selected from the characteristic tap00 to tap07 corresponding to a plurality of selection taps, considering the operation environment temperature

of the semiconductor integrated circuit device. When ~~the~~ priority is given to the temperature characteristic, the characteristic tap03 and the characteristic tap04 are selected. When the voltage range of the reference voltage VREF2 is in the allowable range, a certain dependence on temperature may be left to obtain the desired voltage.

Fig. 10 illustrates a circuit diagram of another embodiment of the voltage step-down power supply circuit for <sup>the</sup> active condition. In this embodiment, the fixed voltage BGR1ub formed in the fixed voltage generating circuit is indicated as <sup>a</sup> ~~the~~ value which is higher than the reference voltage VREF1. The fixed voltage BGR1ub formed in the fixed voltage generating circuit is current-amplified with the buffer circuit B5, consisting of the voltage follower circuit, up to the fixed voltage BGR1. This fixed voltage BGR1 is divided <sup>by</sup> ~~with~~ a voltage dividing resistance circuit, and the voltage at each voltage dividing point is selected with the switch 1, which is controlled <sup>in response to</sup> ~~with~~ the trimming switch 1 setting signal. The divided voltage VREF1ub selected <sup>by</sup> ~~with~~ the switch 1 is current-amplified with the buffer circuit B6, consisting of the voltage follower circuit, up to the reference voltage VREF1 and is then outputted as the internal voltage Vint through the output buffer B1.

In this embodiment, since the fixed voltage BGR1 is divided to form the reference voltage VREF1, as

described above, the reference voltage VREF1 is supplied as the voltage tat to the non-reversed input (positive) of the comparator CMP of the READYREG generating circuit, while a divided voltage chk, which is lower than the divided voltage for the trimming, is supplied to the reversed input (negative).

The control signal (enable 1) of the voltage step-down power supply circuit for active condition is supplied, as a start signal (compstart), to the delay circuit TD1, gate circuit G2 and gate circuit G3. With the high level of the signal delayed <sup>by</sup> ~~with~~ the delay circuit TD1 and the high level of the output signal of comparator CMP, an output signal of the gate circuit G2 is set to the high level, and this output signal is delayed again <sup>by</sup> ~~with~~ the delay circuit TD2, <sup>so as</sup> to output the READYREG signal through the gate circuit G3, which opens the gate with the control signal (enable 1). The reference voltage chk of the comparator CMP rises quicker than a comparison voltage (tgt), but since this signal is raised with the control signal (enable 1 (compstart)) and the comparator CMP itself is activated from the non-active condition, <sup>the</sup> comparison result in the delay time tdl period immediately after the start signal (compstart) becomes unstable. Therefore, the comparator output is masked by defining the delay time TD1 as <sup>an</sup> ~~the~~ unstable period. In this embodiment, the time up to unstable operation when the reference voltage

1 generating circuit is started is attained with the time setting of the delay circuits TD1, TD2 described above. The comparator CMP is mainly provided to verify operations of the buffer circuit B6.

Fig. 11 illustrates a circuit diagram of another embodiment of the READYREG signal generating circuit provided to the voltage step-down power supply circuit for <sup>the</sup> active condition. The voltage step-down power supply circuit for <sup>the</sup> active condition <sup>according to this embodiment</sup> is similar to the embodiment of Fig. 2. In this embodiment, the voltage chkVREF2, which is lower than the normal value of chkVREF1 obtained by adequately dividing the reference voltage VREF2, is used for determination of <sup>a</sup> rise of the reference voltage VREF1. Namely, since the reference voltage 2 generating circuit of the voltage step-down circuit for <sup>the</sup> standby condition steadily forms the reference voltage VREF2, the voltage chkVREF2 obtained by dividing such reference voltage steadily maintains the constant voltage level, even in the standby condition and active condition.

Accordingly, since the voltage step-down power supply circuit for <sup>the</sup> active condition is activated with the control signal (enable 1) and the comparator detects that the divided voltage chkVREF1 exceeds the voltage chkVREF2, <sup>a</sup> rise of the <sup>voltage</sup> VREF2 can be determined as illustrated in Fig. 3. The logic circuit for processing the output signal of the comparator CMP is similar to



that of Fig. 10. Namely, the comparator CMP compares the tgt voltage with the chk voltage, which is a little lower than the final value, determines <sup>when</sup> the tgt voltage has exceeded the final value, and thereafter outputs the READYREG signal after waiting for the assumed time TD2 where the voltage reaches the final value. The logic circuit is similar to that of Fig. 10.

Fig. 12 illustrates a block diagram of another embodiment of the power supply circuit VG of Fig. 1. In this embodiment, a power supply for testing a DC current (iddq) of the semiconductor integrated circuit device is provided. In the iddq testing, a current flowing from an external terminal Vext of the semiconductor integrated circuit device is measured while the internal circuit is operated slowly to detect poor insulation of the elements and wirings.

The voltage step-down power supply circuit for <sup>the</sup> active condition is required to have <sup>a</sup> comparatively large current supplying capability in order to obtain <sup>a</sup> stable internal voltage Vint, even when the internal circuit is operated in the high speed. Namely, it is required to have the large current supplying capability to provide <sup>a</sup> stable internal voltage Vint even when the operation current <sup>is</sup> consumed in the internal circuit, and it is also required that a large current flows into the voltage step-down power supply circuit for <sup>the</sup> active condition. Accordingly, the current flowing in the

voltage step-down power ~~supply~~ <sup>the</sup> circuit for active condition becomes larger than the ~~leak~~ <sup>leakage</sup> current generated by poor insulation in the iddq testing, and, thereby, detection of ~~leak~~ <sup>the leakage</sup> current becomes difficult.

In order to solve this problem, a voltage step-down power supply circuit for iddq testing is also provided. This voltage step-down power supply circuit for iddq testing is formed of the output buffer B3 to simplify the circuit. Namely, the internal voltage  $V_{int}$  is formed by inputting the reference voltage  $V_{REF1}$  <sup>that is</sup> formed by the reference voltage 1 generating circuit, to the output buffer B3. Therefore, ~~the~~ <sup>the</sup> control signal (enable 2) for iddq testing is provided in addition to the control signal (enable 1) for <sup>the</sup> active condition, and these <sup>signals</sup> are used to activate the output buffer B3. The reference voltage 1 generating circuit is activated in <sup>is effected in response to</sup> the active condition and iddq testing, ~~with~~ <sup>which is connected</sup> the control signal (enable) formed in the OR gate circuit G4, to receive the control signals (enable 1 and enable 2).

The output buffer B3 can set the operation current to a value which is lower than that of the output buffer B1 because the internal circuit operates slowly during ~~the~~ iddq testing. Accordingly, the current consumed by the voltage step-down power supply circuit can be reduced during ~~the~~ iddq testing, and, thereby, <sup>the</sup> detection accuracy of ~~leak~~ <sup>the leakage</sup> current generated due to poor insulation becomes high. If current consumption in the

aforementioned reference voltage 1 generating circuit cannot be neglected, it is also <sup>possible to stop</sup> ~~allowed that~~ operation of the voltage step-down power supply circuit for <sup>th</sup> active condition ~~is stopped~~ <sup>to form</sup> in the iddq testing mode and the internal voltage Vint ~~is formed~~ with the output buffer B3 using the reference voltage VREF2 of the reference voltage 2 generating circuit for <sup>th</sup> standby condition.

Fig. 13 illustrates a circuit diagram of another embodiment of the READYREG generating circuit provided in the voltage step-down power supply circuit for <sup>th</sup> active condition. In the amplifier (amplifying circuit) A1 of this embodiment, the output stage <sup>MOSFET MP101</sup> ~~MOSFETMP 101~~ of the P channel is provided in the differential amplifying circuit and the gate Vplimit is connected, in the current Miller profile, to the P channel MOSMP 401 for current limitation of the output stage of the READYREG generating circuit. Therefore, the current flowing into a parasitic capacitance CREF1 to form the reference voltage VREF1 corresponds to the current flowing into the comparator CMP for comparing the fixed voltage BGR1 with the divided voltage chkVREF1. A delay capacitance CDLY2 is also provided at the output of the comparator CMP.

The initial value in the standby condition is BGR1 = VREF1 = NDLY2 = READYREG = 0V (low level). When the control signal (enable 1) rises, the switch <sup>MOSFET MN432</sup> ~~MOSFETMN~~ ~~432~~ or the like, which has determined the initial value,

such as the RDYRESET signal, turns OFF, and the fixed voltage BGR1 of the fixed voltage generating circuit starts to rise. Subsequently, the MOSFET MP101 of the amplifier A1 raises the reference voltage VREF1 while it is charging the capacitances CPH1 and CREF1. When the level of the divided voltage  $\frac{VREF1}{2}$  of the reference voltage VREF1 exceeds the fixed voltage BGR1, ~~an~~ <sup>the</sup> output of the comparator CMP is inverted, the P channel MOSFET MP402 ~~MOSFETMP 402~~ turns ON, and the NDLY2 signal starts to rise.

The current flowing into the node NDLY can be reduced to a small current determined with a Miller ratio (size ratio) because the MOSFETs ~~MOS~~ MP101 and MP401, which are supplying the current to the node VREF1, are Miller-connected via the Vplimit. When the NDLY2 signal exceeds the threshold of the inverters IV1, IV2, the READYREG signal becomes high level. Since the current to form the READYREG signal can be reduced to a small current, the delay capacitance CDL2 having small capacitance value (size) may be used.

When the active condition is changed to the standby condition, the RDYRESET2 signal is set to the high level to turn ON the MOSFET MN432 ~~MOSFETM 432~~ and set the READYREG signal to the low level. The RDYRESET2 signal becomes low level to turn ON the P channel MOSFET MP422 ~~MOSFETMP 422~~ and forcibly sets the READYREG signal to the high level.

In the description of each embodiment, ~~the part~~ <sup>parts</sup>

not related to the present invention <sup>have been</sup> ~~is~~ eliminated. For example, considerations to prevent breakdown and to realize recovery for initial values before the trimming, <sup>the</sup> ~~the~~ throwing of the power switch and partial erroneous operation are required in any portion of the chip. Addition or deletion of signals for these portions in the circuit disclosed in the present <sup>application</sup> ~~invention~~ is never inhibited.

The present invention has been described above practically based on <sup>various</sup> ~~the~~ embodiments thereof. However, the present invention is never restricted thereto and allows various changes or modifications within <sup>a</sup> ~~the~~ scope not departing from the <sup>appended</sup> ~~claims~~ ~~thereof~~. For example, the fixed voltage generating circuit and the reference voltage 1 generating circuit can <sup>be provided as</sup> ~~employ~~ various embodiments because there is no limitation on the current consumption. The voltage step-down circuit for <sup>the</sup> ~~standby~~ condition is <sup>sufficient</sup> ~~enough~~ when ~~it can realize the~~ <sup>can be accomplished</sup> trimming by utilizing the threshold voltage difference of the MOSFETs. The present invention can be applied to various digital signal processing circuits, including a microprocessor or the like, and also to ~~the~~ <sup>a</sup> semiconductor storage device, such as dynamic RAM and static RAM or the like, including the active mode for the write and read operations and the standby mode for holding the stored information.

The typical <sup>features</sup> ~~inventions~~ of the present invention

can provide the following effects. The semiconductor integrated circuit device, <sup>exhibits</sup> ~~which has realized~~ high performance and low power consumption in a smaller area, ~~can be obtained~~ by amplifying a fixed voltage formed in the fixed voltage generating circuit <sup>using</sup> ~~with~~ an amplifying circuit, which can adjust the voltage gain <sup>using</sup> ~~with~~ a resistance circuit and a switch controlled <sup>in response to</sup> ~~with~~ the <sup>a</sup> ~~the~~ first trimming switch setting signal, outputting an internal step-down voltage, when the internal circuit is in the active condition <sup>using</sup> ~~with~~ the first output buffer which is activated <sup>by</sup> ~~with~~ the first control signal, forming <sup>a</sup> ~~the~~ second reference voltage by adjusting <sup>a</sup> ~~a~~ combination of the threshold voltages with a plurality of MOSFETs and <sup>a</sup> ~~the~~ switch controlled <sup>by</sup> ~~with~~ the second trimming switch setting signal, and then outputting an internal step-down voltage when the internal circuit is in the standby condition <sup>using</sup> ~~with~~ the second output buffer, which is activated <sup>in response to</sup> ~~with~~ the second control signal.